Bengaluru's Calligo Technologies is discussing a potential $12-15 million funding round, led by US-based BIG Capital, to ...
Hosted on MSN
AI takes chip design to new heights
An AI system has autonomously designed a full RISC-V CPU core, marking a milestone in chip design automation. Verkor.io’s agentic AI, Design Conductor, handled the process from specification to ...
In April 2026, Arteris, Inc. announced an expanded collaboration with MIPS, a GlobalFoundries company, which will integrate Arteris FlexGen smart NoC IP and Magillem SoC integration automation ...
The deal is interesting for a number of reasons, including that SiFive's chip designs are based on RISC-V, not x86 or ARM.
RISC-V (pronounced “risk five”) is an open-source instruction set architecture, the foundational specification governing how a processor interprets and executes instructions, developed at the ...
The processor – dubbed VerCore – was created by chip design startup Verkor.io using its agentic AI system, Design Conductor.
SiFive Inc., a startup that sells chip designs based on the open-source RISC-V architecture, has raised $400 million in funding at a $3.65 billion valuation. Atreides Management led the Series G round ...
Bengaluru's Calligo Technologies is in talks to secure $12-15 million in funding. US-based BIG Capital is expected to lead ...
The Banana Pi BPI-SM10 is a tiny computer with SpacemiT K3 RISC-V processors, support for up to 32GB of LPDDR5-RAM, and an ...
RISC-V pioneer SiFive has signed a deal with Nvidia to incorporate Nvidia NVLink Fusion into its data center products. The agreement means that SiFive will be able to connect its RISC-V CPUs to Nvidia ...
A team from the Indian Institute of Technology, Chennai, delivered a working sample of a new RISC-V-based chip in its Shakti series of open-source designs. The tech is not exactly state of the art.
(Reuters) - Silicon Valley's Wave Computing said on Tuesday it is launching designs for two new microprocessors this year using RISC-V architecture as it sunsets its once-popular MIPS architecture.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results